



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/716,008	11/18/2003	Lakshman Ramakrishnan	15030US02	4199
23446 7590 06/02/2009 MCANDREWS HELD & MALLOY, LTD 500 WEST MADISON STREET SUITE 3400 CHICAGO, IL 60661				
EXAMINER				
SENFL BEHROOZ M				
ART UNIT		PAPER NUMBER		
2621				
MAIL DATE		DELIVERY MODE		
06/02/2009		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/716,008

**Applicant(s)**

RAMAKRISHNAN ET AL.

**Examiner**

BEHROOZ SENFI

**Art Unit**

2621

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 02 March 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,3,5,7 and 9-11 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3,5,7 and 9 is/are rejected.
- 7) ☒ Claim(s) 10 and 11 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/S508)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

## **DETAILED ACTION**

### ***Response to Amendment***

1. Applicant's arguments, filed 03/02/2009 have been considered but are moot in view of the new ground(s) of rejection.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 5 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoshioka et al. (US 7,079,583) in view of Inoue (US 5,920,352) Uchida (US 5,461,486).

Regarding claim 1, Yoshioka '583 discloses, a method for storing macro-blocks In a memory (i.e., fig. 3, memory 3 is used for storing macro-blocks), the method comprising; decoding a macro-block, thereby resulting in a decoded macro-block, the decoded macro-block comprising pixels (i.e., fig. 3, decoder 1002 including routine processing 1004 used for decoding a macro-block, see col. 11, lines 21 – 44 and col. 16, lines 12 – 13); and executing an instruction, wherein the instruction causes writing the decoded macro-block to the memory (i.e., fig. 3, illustrates decoder unit 1002 including, routine processing unit 1004 execute the received instruction from processing unit 1003 to perform decode processing on macro-block and stores, e.g., writes the decoded block/macro-block to the memory unit 3, see col. 11, lines 39 – 50), outputting

a frame comprising the decoded macro-block to a display device (i.e., col. 3, lines 54-56 and col. 10, lines 53-57).

Although, Yoshioka '583 show writing decoded macro-block composed of writing decoded luminance matrix blocks (Y) and decoded chrominance matrix blocks (Cb) and (Cr) to the memory.

Yoshioka '583 is silent in regards to explicit of arrangement for writing the decoded macro-block in the, "first portion of the memory; second portion of the memory; third portion of the memory; and the first portion, second portion, and third portion being contiguous".

Inoue teaches the above-mentioned claimed limitations are well known in the art. In particular, Inoue teaches the arrangement of writing a matrix of decoded luminance to a first portion of the memory (i.e., as shown in figs. 1C, luminance matrix Y are stored in the respective memory areas assigned to, e.g., first portion of memory, col. 11, lines 39-47), writing a first matrix of decoded chrominance to second portion of the memory (i.e., as shown in figs. 1C, decoded chrominance matrix Cb are stored in the respective memory areas assigned to, e.g., second portion of memory, col. 11, lines 39-47), writing a matrix of decoded second chrominance to a third portion of the memory (i.e., as shown in figs. 1C, decoded second chrominance matrix Cr are stored in the respective memory areas assigned to, e.g., second portion of memory, col. 11, lines 39-47), and the first portion, second portion, and third portion being contiguous (i.e., as shown in fig. 1C, the first portion (Y), second portion (Cb) and third portion (Cr) of the memory are arranged in continuous/contiguous form, col. 11, lines 39-47).

In view of the above, having the digital signal processing of Yoshioka showing writing decoded macro-block composed of luminance blocks (Y) and chrominance blocks (Cb) and (Cr) to the memory, and given the well-established teaching of Inoue where the luminance matrix is written in a first portion of the memory; and first chrominance matrix to second portion of the memory and a second chrominance matrix to a third portion of the memory, where the first portion, second portion, and third portion being contiguous, it would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the digital signal processing of Yoshioka as taught by Inoue, since Inoue suggest in col. 14, lines 44-46 that such a modification would allow data representing image fields to be stored and fetched in several different ways.

Regarding claim 5, the limitations claimed are substantially similar to claim 1 above, and is the circuit of the method of claim 1 for string macro-blocks in a memory, therefore the ground for rejecting the method of claim 1 also applies to the circuit claim, and as for the additional limitation, a computer readable medium storing an executable instruction (i.e., figs. 3 - 4, it is cleared that the software/instruction is necessitated by the processing units as shown in figs. 3 - 4 in order to carry on the process; such as, decoding macro-blocks, see col. 3, lines 51 - 67 and col. 11, lines 39 - 50, also Inoue, fig. 2D-3A), wherein the instruction causes, writing the macro-block to the memory (i.e., as shown in fig. 3, the decoded block/macro-block is written/stored to the memory unit 3, see col. 11, lines 39 - 50, also Inoue, fig. 2D-3A).

Regarding claim 9, the combination of Yoshioka and Inoue teaches, wherein one portion of a single data word is part of the second portion of the memory where the first matrix of chrominance pixels are written and another portion of the single data word is part of the third portion of the memory where the second matrix of chrominance pixels are written (i.e., figs. 2C and 3Acol. 4, lines 44-47 of Inoue).

4. Claims 3 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoshioka et al. (US 7,079,583) in view of Uchida (US 5,461,486) and Inoue (US 5,920,352).

Regarding claim 3, Yoshioka '583 teaches, a method for storing macro-blocks In a memory (i.e., fig. 3, memory 3 is used for storing macro-blocks), the method comprising; decoding macro-blocks, thereby resulting in decoded macro-blocks, the decoded macro-blocks comprising pixels (i.e., fig. 3, decoder 1002 including routine processing 1004 used for decoding a macro-blocks, see col. 11, lines 40 – 43 and col. 16, lines 12 – 13); and executing an instruction, wherein the instruction causes writing the macro-blocks to the memory (i.e., fig. 3, describes routine processing unit 1004 execute the received instruction from processing unit 1003 to perform decode processing on macro-blocks and stores/writes the decoded macro-block to the memory unit 3, see col. 11, lines 39 – 50), outputting a frame comprising the decoded macro-block to a display device (i.e., col. 3, lines 54-56 and col. 10, lines 53-57).

Although, Yoshioka '583 teaches decoding macro-blocks and storing, e.g., writing, the decoded macro-blocks to the memory, composed of writing decoded

luminance matrix blocks (Y) and decoded chrominance matrix blocks (Cb) and (Cr) to the memory.

Yoshioka '583 is silent in regards to explicit of arrangement for writing the decoded macro-block in the, "first portion of the memory; second portion of the memory; third portion of the memory; and the first portion, second portion, and third portion being contiguous".

Inoue teaches the above-mentioned claimed limitations are well known in the art. In particular, Inoue teaches the arrangement of writing a matrix of decoded luminance to a first portion of the memory (i.e., as shown in figs. 1C, luminance matrix Y are stored in the respective memory areas assigned to, e.g., first portion of memory, col. 11, lines 39-47), writing a first matrix of decoded chrominance to second portion of the memory (i.e., as shown in figs. 1C, decoded chrominance matrix Cb are stored in the respective memory areas assigned to, e.g., second portion of memory, col. 11, lines 39-47), writing a matrix of decoded second chrominance to a third portion of the memory (i.e., as shown in figs. 1C, decoded second chrominance matrix Cr are stored in the respective memory areas assigned to, e.g., second portion of memory, col. 11, lines 39-47), and the first portion, second portion, and third portion being contiguous (i.e., as shown in fig. 1C, the first portion (Y), second portion (Cb) and third portion (Cr) of the memory are arranged in continuous/contiguous form, col. 11, lines 39-47).

In view of the above, having the digital signal processing of Yoshioka showing writing decoded macro-block composed of luminance blocks (Y) and chrominance blocks (Cb) and (Cr) to the memory, and given the well-established teaching of Inoue

where the luminance matrix is written in a first portion of the memory; and first chrominance matrix to second portion of the memory and a second chrominance matrix to a third portion of the memory, where the first portion, second portion, and third portion being contiguous, it would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the digital signal processing of Yoshioka as taught by Inoue, since Inoue suggest in col. 14, lines 44-46 that such a modification would allow data representing image fields to be stored and fetched in several different ways. Furthermore;

The combination of Yoshioka and Inoue teaches the arrangement of writing matrices of decoded macro-blocks, luminance and chrominance pixels in the memory; but is silent in regards to explicitly look at five macro-blocks, five luminance and five chrominance pixels.

However, Uchida teaches, compression and decompression, e.g., reproduction, operation is applied to every five macro-blocks and writing five macro-blocks to the memory areas (i.e., col. 7, lines 4 – 41, col. 15, lines 20 – 21).

In view of the above, it would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the image memory storage of Inoue by writing the length of five macro-blocks, including five decoded luminance and five decoded chrominance pixels, thus such modification would improved image quality in the high speed reproduction of the digital video signal, as suggested by Uchida (col. 2, lines 57 – 58).



Regarding claim 7, the limitations claimed are substantially similar to claim 3 above, and is the circuit of the method of claim 3 for string macro-blocks in a memory, therefore the ground for rejecting the method of claim 3 also applies to the circuit claim, and as for the additional limitation, a computer readable medium storing an executable instruction (i.e., figs. 3 - 4, it is cleared that the software/instruction is necessitated by the processing units as shown in figs. 3 - 4 in order to carry on the process; such as, decoding macro-blocks, see col. 3, lines 51 - 67 and col. 11, lines 39 - 50), wherein the instruction causes, writing the macro-block to the memory (i.e., as shown in fig. 3, the decoded block/macro-block is written/stored to the memory unit 3, see col. 11, lines 39 - 50).

#### ***Allowable Subject Matter***

5. Claims 10-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### **Contact**

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Behrooz Senfi whose telephone number is 571-272-7339. The examiner can normally be reached on M-F 7:00-3:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mehrdad Dastouri can be reached on 571-272-7418. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Behrooz Senfi/

Application/Control Number: 10/716,008  
Art Unit: 2621

Page 10

Primary Examiner  
Art Unit 2621